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Abstract 
 
60-70% of the power generated is lost during transmission and distribution phase. Out of this maximum losses occur 
at transmission and distribution line interconnects, which comprises 40 to 50% of the total loss. To reduce this 
scientist have come up with an idea of using VLSI interconnects. We analyzed various methods of R-L-C 
interconnect used currently and losses that take place due to them. Further in our study CMOS interconnects were 
implemented in the same circuit and their results were analyzed. Traditionally, the total delay (i.e., latency) of a 
circuit is considered to measure its performance. The total delay comprises of two components, the transistor delay 
and the interconnect delay. Interconnect delay, which was once considered to be quite insignificant has become a 
major problem with the growing worldwide network. While trying to find economical, practically feasible and 
implementable method for reduction of transmission line losses, we did real time simulation of various combinations 
of CMOS circuit of a transmission line model and studied its characteristic. The variation in characteristic with 
respect to time gave a preview of effect of change of various configuration of passive element with CMOS design 
circuit. The effect of crosstalk was also analyzed.  
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Introduction:-  
With the scaling of CMOS technology, the global interconnect delay that was once significantly smaller 
than the transistor delay has now become a few hundred times larger than the transistor delay As a result, 
on-chip interconnects are limiting the maximum performance that can be achieved on processor systems 
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With the help of models and methodologies we can develop the design rules to optimize performance, 
power, and area of VLSI global interconnect networks through a simultaneous application of voltage 
scaling and wire sizing. By qualitative analysis of latency, throughput, signal integrity, power dissipation, 
and area we can compares the results of design optimizations to those of conventional global interconnect 
circuits. 
With Transistors and interconnects, the next-generation billion-transistor Itanium microprocessor has set 
out to achieve an industry-leading performance of 1 GHz.  Interestingly, the processing power has moved 
from performing simple calculations to managing complex billion-transistor systems in a relatively short 
period of time. With the Current available technology the interconnect problem has a long way to go. 
Constructive fabric combined with architectural and system-level solution has to be developed. Earlier we 
used programmable Interconnect, but it had substantial cost in performance and power, in performance in 
area and we faced the problem of power dissipation  
Capacitive crosstalk in dense wire network affects the reliability of the system and therefore its 
performance [1]. Careful design using well-behaved regular structure or using advance design automation 
tool is a necessity. Providing the necessary shielding is important for wire such as busses or clock signals. 
Driving large capacitance rapidly in CMOS requires introduction of a cascade of buffer stage that must be 
carefully sized. More advance techniques include the lowering of single swing on long wires, and the use 
of current mode signaling.  Resistivity affects the reliability of a circuit by introducing IR drops. This is 
especially important for supply network, where wire sizing is important. 
The exact delay introduced by the RC effects can be minimized by repeater insertion and by using a better 
interconnect technology. The Inductance of interconnect becomes important at higher switching speed.  
The chip package is currently one of the most important contributors of inductance. Novel packaging 
techniques are gaining importance with fast technologies. Ground bounce introduced by the L di/dt 
voltage drop over the supply wire is one of the most important sources of noise in current ICs. Ground 
bounce can be reduced by providing sufficient pins and by controlling the slope of the off-chip signals. 
Transmission-line effects are rapidly becoming an issue in super GHz design. Providing the correct 
termination is the only of dealing with transmission delay.   
 
Determining and quantifying interconnect parameter:-  
 
Wiring of  today’s  IC’s form a complex geometry that introduces capacitive, resistive, and inductive 
parasitic They all cause an increase in propagation delay, introduce noise and have impact on energy 
dissipation and power distribution which impact the reliability of the circuit. 
 
Introducing circuit models for interconnect wires:-  
 
The designer of electronic circuit has multiple choices in realizing interconnection between various 
devices that make up the circuit. State of art process offer multiple layer of aluminium or copper, and at-
least one layer of poly-silicon. Heavily doped n+ or p+ is also used for wiring which makes the complex 
geometrical structure of integrated circuit used today that introduces parasitic capacitance, inductance and 
resistance. All these have multiple effects on circuit behaviour:- 
 They all cause an increase in propagation delay, hence drop in circuit performance. 
 They all have an impact on energy dissipation and power distribution 
 They all cause the introduction of extra noise sources, which affect the reliability of the circuit.   
 
This design is totally useless in today’s IC design. As many problem are observed with real time 
design. Inductive effects can be ignored if resistance of wire is substantial enough, this is the 
case for long Aluminum wires with a small cross section, or if the rise and fall times of applied 
signals are slow. When the wire are short, the cross section of the wire is large, or the 
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interconnect material used has low resistivity, a capacitance-only model can be used. Finally 
when the separation between neighboring wires is large, or when the wires only run together for 
a short distance, inter-wire capacitance can be ignored, and all the parasitic capacitance can be 
modeled as capacitance to ground.   
 
 
Simple wired models circuit considering parasitic parameters 
 
Interconnect Parameter and their impact- Capacitance, Resistance and Inductance:-  Faster circuits, 
higher frequencies, smaller die sizes in VLSI modern technology causes new problems in system design. 
During that process there is a need to appropriate model assumption to ensure that the simulation of the 
system will give good accuracy. Both the gates and interconnect must be considered during system -
modelling. Due to the per unit length, resistance of the modern interconnect is smaller than the lossless 
line impedance Z 0; it is no longer possible to model the interconnect by RC transmission line, and the 
RLC transmission line must be considered 
(Rt )2Z0 <=1 ; Rt =R*.d 
Capacitance:- Capacitance of parallel plate capacitor model with width W, and length L is given by:- 
Cint = (€di/ tdi)*WL 
€di  and tdi  represent the  permittivity and thickness of dielectric layer. 
Although, with the high growth of device speed, the on-chip interconnect has not been scaling so fast. -
Especially, the cross-section of global and clock wires could be 2-8 X of the minimum dimensions. The 
higher level clock interconnects might have a total resistance of 8.2-21.5 Ω for 1 mm line length. Most of 
the application use only RC model for simulation and this approach do not give a good accuracy. In 
typical simulation problems, it is considered as simulation of the single interconnect or coupled 
interconnects  
 
Inductance:- Inductance of interconnect, understood as an inductance per unit length of transmission-line 
modeling interconnect, is for top-level interconnects are very important factor, neglecting of which can 
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cause large errors in simulation. Inductance significantly affects on signal integrity. Using directly the 
definition it is necessary to remember that normalized time is function of L & C too. So for delay 
calculation we take into account: 
t =(t-T)/t= (t/T) -1 =( t/ √(L*C)) -1 ≈ t = f(L,C) 
 
the output response to C is 
λ /∆λ from t=√(L*C) to  t= √((L*C)(1+ ∆λ/ λ)) 
Power reduction techniques for on-chip interconnects:- 
Fig. shows a simplified circuit diagram for a RF amplifier driving a load RL via a transmission line with a 
characteristic impedance of Z0. CP is the parasitic capacitance at the drain of the transistor and L0 (with 
sufficiently high Q) is used to resonate it out. For simplicity we assume that RL=Zin=RS=Z0 and 
S21=Vo/Va is the voltage transfer characteristics of the transmission line and a good measure of the loss 
through it if the reflected signal is small. Further, we assume that the DC power consumption is 
proportional to gαm (α≥1, α=1 for bipolar transistors, α=2 for long channel MOS transistors with fixed 
W/L and can be larger for short channel devices). It can be shown that the DC power consumption for a 
fixed power gain (AP) for this amplifier is given by 
 
 
  
Example of RF amplifier circuit diagram 
 
We note that for a fixed Ap the power consumption decreases as we increase Z0, i.e., the highest Z0 is 
preferred in terms of power. However, other considerations such as the dielectric thickness between the 
signal line and the ground plane limit the maximum Z0. Second, for a fixed Ap between the source and 
the load any loss in the transmission line will have to be compensated by an increased transistor 
transconductance. For example, if the loss through the transmission line is 3dB and α=2 then the power 
consumption for this amplifier will have to double to maintain the same power gain. From Equation 1 it is 
clear that a higher Z0 is preferred in terms of overall power consumption. 
However, the conductor loss of the transmission line increases as the characteristic impedance of the line 
goes up because the width of the transmission line is inversely proportional to the characteristic 
impedance.  Therefore, under normal circumstances there is a tradeoff between loss and characteristic 
impedance. Ideally, we would like to be able to increase the characteristic impedance without increasing 
loss. In this paper we focus on new low loss transmission line structures with minimal impact on the 
characteristic impedance. 
 
Pdc α AP/  ( Z0 2 S21 2)α/2 
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Where AP =  fixed power gain 
Z0 = characteristic impedance. 
S21=Vo/Va   is the voltage transfer characteristics 
 
Distributed amplifiers and oscillators use long transmission line structures to provide higher performance 
at frequencies close to the maximum transition frequency .In particular, in distributed amplifiers the 
optimal number of stages is determined by the loss in the transmission line. A lower loss line allows for a 
larger number of “parallel” stages resulting in a higher overall power gain value. We evaluate the impact 
of our new structure on distributed amplifiers as well. 
 
 
Amplifier circuit 
 
 
 
L= 5.0 nH;  Z(L) at 2250.8MZ is 70.71 
ohm 
C=1pF ,  Z(C) at 2250.8MZ is 70.71 
ohm 
Z(L) = Z(C) 
LC resonance fr= 1/2π *(LC) 1/ 2= 2250.MHz 
Z
 0= z(LC)1/ 2  =70.71 ohm 
 
 
Complied circuit 
 
 
Computed field 
 
 
 
Voltage vs time 
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Frequency vs time 
 
 
 
Voltage vs current 
 
Technology scaling and its impact on interconnect 
Printed-circuit board and other off-chip wire technologies are commonly designed to behave as 
transmission lines. Conversely, although on-chip transmission lines using non-conventional technology 
have been explored for over 20 years , on-chip wires using CMOS technology are normally designed to 
operate as lossy RC lines. But with improving fabrication technology, on-chip transmission lines are 
starting to emerge in CMOS circuits. For example, several current high performance chips use 
transmission lines for the long global wires (~ 0.75 cm) used for clock distribution. Longer (> 1 cm) 
transmission lines operating in the 7.5-10 GHz frequency range have been shown to work on CMOS test 
chips using very wide wires or low operating temperatures. With the introduction of lower-k dielectrics 
and increasing on-chip frequencies more practical on-chip transmission lines will be available before the 
end of the decade. In this project, we explore on-chip transmission line communication. Specifically, we 
investigate using single ended voltage-mode signaling, where standard voltage signals propagate across a 
single point-to-point link. To reduce reflection noise across these relatively low loss transmission lines, 
we assumed source-terminated drivers with digitally-tuned resistance. Receivers use a large input 
impedance termination for full wave reflection of the received signal. Single-ended voltage-mode 
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signaling best fits the low utilization of on-chip interconnection networks. The physical transmission line 
is a single long wire that is routed directly from the driver to the receiver without repeaters. Because of 
the length of transmission lines, thicker and wider metal tracks are required to maintain low wire 
resistance. Additionally, thicker intermetal dielectrics are necessary to control wire capacitance on these 
long fat wires so that they can operate as transmission lines. These transmission lines must be laid out in 
stripline fashion with a reference plane both above and below the transmission line metal layer to provide 
low resistance return paths for inductive induced currents  While transmission line dimensions are much 
larger than the dimensions proposed for future conventional interconnect, they are actually very similar to 
the upper metal layers of previous high performance processors and current silicon microwave chips  At 
these large wire dimensions, the “skin effect” significantly increases the signals’ susceptibility to noise. 
The skin effect phenomenon arises because at high frequencies, magnetic repulsion forces current 
towards the perimeter of the conductor, thereby reducing the wire’s effective cross section. Thus higher 
frequency signals encounter effective resistances greater than the wire’s DC resistance.[5] 
 
This effect is compounded by the fact that a digital pulse is composed of many sinusoidal signals of 
different frequencies. Because the different components of a digital pulse encounter different effective 
resistances, the receiver sees a signal that is rounded and stretched out. Noise is a significant issue when 
receiving these attenuated signals. To reduce the noise susceptibility, we propose using Alternating power 
and ground shielding lines between each transmission line, in addition to the reference planes above and 
below the signal layer. Laying out the lines in this manner not only provides several individual low-
resistive return paths, but also isolates each line from most Capacitive and inductive cross-coupling noise.  
Adding metal layers for reference planes will add significant manufacturing cost to the chip compared to 
conventional CMOS technology. However, the International Technology Roadmap for Semiconductors 
already projects, for the year 2010, integrating four reference planes into high performance chips to 
provide inductive shielding and decoupling capacitance. Only time will tell if the benefits of transmission 
lines will justify their cost, but the history of silicon processing shows us that many complex and 
expensive enhancements have been adopted, including copper wires and SOI devices. We believe on-chip 
transmission lines could be the next manufacturing enhancement that drives system performance into the 
next decade.  
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Frequency vs time 
Repeater insertion for performance enhancement of on-chip Interconnects 
 
Even though the contributions the total delay (i.e., latency) of a circuit is traditionally considered to be the 
measure of its performance. The total delay comprises two components, the transistor delay and the 
interconnect delay.With the scaling of CMOS technology, the global interconnect delay that was once 
significantly smaller than the transistor delay has now become a few hundred times larger than the 
transistor delay. 
 
As a result, on-chip interconnects are limiting the maximum performance that can be achieved 
by a processor systems of the leakage power (resulting from sub threshold and gate leakage) and the short 
circuit power are negligible for technology generations up to 100 nm, they are expected to be significant 
portions of the total power for future technology generations. Though dynamic power is the only possible 
type of power dissipation on interconnects, with the insertion of repeaters for performance enhancement, 
the consideration of leakage power and short-circuit power becomes important for the interconnect 
circuits. 
  
 
 
Problem arising due to interconnect: performance, power, and area 
 
 
Total delay (i.e., latency) of a circuit is traditionally considered to be the measure of its performance. The 
total delay comprises two components, the transistor delay and the interconnect delay. As seen, with the 
scaling of CMOS technology, the transistor delay which was once a major problem is significantly 
smaller as now we have a web of global interconnects, hence interconnect delay has become few hundred 
times larger than transistor delay. As a result, on-chip interconnects are limiting the maximum 
performance that can be achieved by a processor systems of the leakage power (resulting from sub 
threshold and gate leakage) and the short circuit power are negligible for technology generations up to 
100 nm, they are expected to be significant portions of the total power for future technology generations. 
Though dynamic power is the only possible type of power dissipation on interconnects, with the insertion 
of repeaters for performance enhancement, the consideration of leakage power and short-circuit power 
becomes important for the interconnect circuits.[2] 
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 For the low-loss transmission line different performance models based on bandwidth, delay, and rise time 
are discussed..  Based on the boundary between RC and RLC characterization of the interconnect circuits 
is also discussed in this paper.  
 
The delay of a single-driver RC interconnect is dominated by the product of R and C, which varies 
directly with the interconnect length. Therefore, the total delay varies with the square of the interconnect 
length when the interconnect is driven by a single driver. 
If R0 and C0 are the resistance and capacitance of a minimum-sized transistor and R and C are the 
resistance and capacitance of the interconnect respectively. For an optimal design having 50% delay, the 
time delay expression for a repeater-inserted interconnect is given by 
 
T = √ (2.46 R0 C0 RC) 
 
Calculated optimal number (nopt) and optimal size (hopt ) of repeaters that minimizes the total 
interconnect delay is equal to given by 
 
nopt =√ ( n RC /2.3 C0 ) 
hopt =√ (R0C /R C0 ) 
 
 
Most repeater insertion techniques focus on minimizing the interconnect latency because interconnect 
latency is considered to be the primary measure of interconnect performance. For the repeater-inserted 
interconnects, the throughput need not be restricted to the reciprocal latency. It can be achieved through 
high-speed serialization of the data, and this is achieved by wavepipelining. The throughput is maximized 
by optimal repeater insertion, which is the inverse of the latency  
 
 
Power reduction techniques for on-chip interconnects 
 
The number of transistors per chip and operational frequency is increasing exponentially so is the value of 
power dissipation of present and future generation’s processor. [7] 
Increase in number of transistors proportionally increases the number of interconnects, adding to the 
design complexity of chip and hence ore interconnect power dissipation becomes a significant portion of 
the total power dissipation on the chip. 
Because of the increased parasitic capacitance, repeater insertion further increases the total power 
dissipation on interconnect circuits, which necessitates the use of low-power techniques for interconnects. 
 
An increased transistor count along with an increase in design complexity also results in a proportional 
increase in the number of interconnects on the chip, and the interconnect power becomes a significant 
portion of the total power dissipation on the chip. Because of the increased parasitic capacitance, repeater 
insertion further increases the total power dissipation on interconnect circuits, which necessitates the use 
of low-power techniques for interconnects. 
 
Conclusion:- From our study and application of VLSI interconnect on various R-L-C simulation models 
we conclude that transistor delay and crosstalk which is a major problem in today’s VLSI design can be 
reduced to a considerable amount by using VLSI interconnect in today’s complicated circuits where we 
have loads of nodes and antinodes, hence appreciable delay is introduced at every point.  Energy being 
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the major concern of the world, loads of work is being done to minimize its consumption. CMOS 
interconnect design has proved to be an implementable solution and its enhancement like use of just 
NMOS or PMOS on various circuits is still going on to make the technology better 
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